Training Programs

Entuple Technologies offer wide range of training programs to suite the learning/skill development needs of working professionals, practising engineers, research scholors, faculty and students. Our training offerings span across niche technology domains:

  • VLSI
  • Embedded Systems
  • RF/Microwave & Antenna Design using ANSYS HFSS
  • Electromagnetic Simulation using ANSYS LF
  • Electrical Machine Design
  • Electrical Drives
  • PCB Design and Prototyping with OrCAD P-Spice and PCB
  • Signal Integrity and Power Integrity
  • Electromagnetic Interference(EMI) / Electromagnetic Compatibility(EMC)
  • 3D modeling and prototyping
  • Finite Element Method (FEM)
  • Mechnical Engineering Simulation
  • Computational Fluid Dynamics (CFD) and more.

Entuple offers Instructor Led/Online and Blended training programs to suit the learning needs of all categories of audiences.


Fundamentals of Physical Design & Verification using CADENCE Tool Flow

Date & Venue 21st - 25th January, 2019 at Entuple Technologies Pvt. Ltd.
Description This short term course is designed to prodive a deeper insights in Analog Circuit Design and Layout concepts. It gives the industry ways of working environment for participants.
Course for
  • Research scholars pursuing research in Digital IC Design, Physical Design and Verification and more.
  • UG/PG students aspiring to get started with fundamentals of Physical Design and Verification and planning for career in semiconductor industry.
  • Objectives After the completion of this course, participants will be able to,
  • Illustrate the ASIC Design flow.
  • Explain the importance of Physical Design and Verification in ASIC Design Flow.
  • Perform synthesis of a given HDL design and analyze the results.
  • Apply Physical Verification rules - LVS and DRC for the given design.
  • 5 Days Faculty Development Program on ANSYS Structural & ANSYS Fluent

    Date & Venue 10th - 14th September, 2018 at Assam Science and Technology University (ASTU), Guwahati, Assam
    About FDP The main purpose of the FDP is to provide the faculty and researchers an immersive hand on learning experience on the concepts of computational fluid dynamics and structural analysis using industry standard simulation tool. It adds the insights of ANSYS Workbench, design modeler, geometric modeling, meshing, ANSYS FLUENT, heat transfer and transient. The program offers lucid examples, case studies and engaging hands-on sessions under the supervision of practicing industry resource.
    ANSYS Structural & Fluent ANSYS structural software is a comprehensive FEA analysis (finite element) tool for structural analysis, including linear, nonlinear and dynamic studies. The engineering simulation product provides a complete set of elements behavior, material models and equation solvers for a wide range of mechanical design problems. In addition, ANSYS Mechanical offers thermal analysis and coupled-physics capabilities involving acoustic, piezoelectric, thermal–structural and thermoelectric analysis.
    ANSYS fluent software contains the broad physical modeling capabilities needed to model flow, turbulence, heat transfer, and reactions for industrial applications ranging from air flow over an aircraft wing to combustion in a furnace, from bubble columns to oil platforms, from blood flow to semiconductor manufacturing, and from clean room design to wastewater treatment plants. Today, thousands of companies throughout the world benefit from the use of ANSYS software as an integral part of their design and optimization phases of product development.
    Course Content:
  • Introduction to CFD
  • CFD simulation in wind turbine analysis
  • CFD simulation in Heat exchanger analysis
  • Introduction to Finite element analysis (structural)
  • FEA analysis on Gears
  • FEA analysis on bearings
  • 3 Days Workshop on Cadence VLSI

    Date & Venue 5th - 7th September, 2018 at NDMVPS College of Engineering Nashik, Maharashtra
    About Workshop This workshop will give you the knowledge about the Cadence tool usage in EDA flow, IC Design flow, ASIC Design flow & etc. In VLSI industry availability of lucrative, high paying jobs with broad opportunities. This Three-Days workshop will give the participants an opportunity to learn about ASIC Design flow, VLSI road-map & their implementation in real time environment.
    Key Learning Outcomes At the end of the program you will be able to,
  • Cadence EDA tool flow
  • Custom IC design flow of designed balanced inverter
  • PDK Device Characterization for Analog Model Parameters
  • Synthesis of CS Amplifier Circuit Topologies – Resistive load, Diode connected, Current source load
  •  

    2 Days Short Term Course on Analysis of Electrical Machines Using ANSYS MAXWELL Tool Flow

    Date & Venue 10th & 11th August, 2018 at Sandip Institute of Engineering and Management, Nashik (SIEM), Maharashtra
    Description The program focuses on effective approaches to analysis of electromagnetics and its applications to real world problems from the electrical engineering domain. The course agenda is tailored to bring out synthesis approach answering the why's and progressively builds up the background and walks you through several illustrative concept visualization and design set of learning activities on some of the applications of electromagnetic principles and laws.
    Course for
  • Practicing Engineers in the field of Electrical System Simulation, Electrical & Electronic System Design
  • Research schoolers pursuing work in the field of Electromagnetics, CEM and Electrical Machine Design
  • PG and UG Students seeking Analysis & hands-on insight on Electrical Machine Design Validation and CEM Techniques
  • Key Learning Outcomes At the end of the program you will be able to,
  • Bring out the need for and use of Computational Electromagnetics for Analyzing Field Profiles in practical Validation of Designs of Electrical Machines and Electrical Switch Gear Equipment’s such as Condenser Bushings, Capacitors, Inductors, Electro-dynamic Applications using the ANSYS MAXWELL.
  • Carry out effective research in the domain of Computational Electromagnetics and its Applications.
  • Teach Electrical Machine Design in depth at both the undergraduate and graduate levels with the assistance of MAXWELL for Illustrating the validity of design examples.
  • 3 Days Workshop on Electromagnetics, Microwave, RF and Antenna Design Using ANSYS HFSS Tool Flow

    Date & Venue 6th - 8th August, 2018 at University of Kerala, Thiruvananthapuram
    Description This program provides an immersive learninng experience on the concepts of computational electromagnetics and runs through the design of filters and different type of antennas using industry standard 3D electromagnetic simulation tool. The program offers lucid examples, case studies and engaging hands-on sessions under the supervision of practicing industry resource.
    Course for
  • UG / PG students interested to acquire skills in RF design, high frequency simulations and antenna design
  • Objectives After the completion of this course, participants will be able to,
  • Explain the concepts of computational electromagnetics.
  • Waveguide Theory, Modes, Power-divider concepts.
  • Design and develop antennas, power dividers, couplers and filters using simulation tools.
  • upcomingIndustrial
    ongoingIndustrial
    completedIndustrial


    Start Your Career in RF & Antenna Design

    Why RF & Antenna Design?

    • Growing demand for high performance Antenna and RF Systems
    • Growing RF Market with Emerging Technologies - Antenna and RF for IoT, 5G, Smart Automotive, Medical Electronics and more
    • Growing demand for high end communication systems for Security, Survelieance
    • Excellent career opportunites in RF and Antenna Design stream from - PSU's, Corporate Design Houses and more

    Eligibility Criteria

    • Final Year Students & Graduates from
      1. B.E/B.Tech from ECE/EEE
      2. M.E/M.Tech in Communications Engineering
      3. B.Sc/M.Sc in Electronics & Communications Engineering
    • Grade: 60% / CGPA 7.0 & above

    Why Us?

    • Start as Probationary Engineer
    • Hands on training in HFSS
    • Coaching from Industry experts
    • Industry Standard Tools & Methodologies
    • Exposure to analysis, simulation & prototyping
    • Strong Industry connects
    • PAN India presence
    • Enabling all round growth

    Program starts from

    January, 2019

    Limited seats on First Come First Serve Basis

    Registration

    Candidate need to sign up for online screening test through registration process.

    Selection Criteria

    Candidate selection is subject to qualification in all India level Screening Test (Includes Online Test & Interview).

    Topics of evaluation:
    • Fundamentals of Electrical & Electronics Circuits
    • Basics of Electromagnetics
    • Transmission Line Theory
    • RF & Microwave concepts

    Course Fee

    • The fee towards training during probationary training is Rs.1,29,800 (Inclusive of GST 18%)
    • Probationary trainees are eligible for flexi payment of probationary training fee
      1. 50% on enrollment
      2. 25% on reporting
      3. Final 25% within 30 days from the reporting date
    • Rs. 10,000 early bird discount for candidates enrolling for the program on or before 31st Dec 2018
    • Training fee is non-refundable

    Probationary Program Duration & Venue

    • Program Duration: 4 months
    • Program Starts from: January, 2019
    • Venue: Ahmedabad, Gujarat

    Probationary Training Details - RF & Antenna Design

    The probationary period takes the trainees through
    • Reinforcement of Electromagnetic, RF and Microwave fundamental concepts
    • RF Modeling and Antenna Design using ANSYS HFSS
    • Design and Simulation of Commercial and Industry grade Antenna – Philosophy and approach with extensive hands on
    • Prototyping of Antenna, Characterization and Testing of prototype antenna with industry standard test and measurement/calibration setup (i.e. using Vector Network Analyzer and more)
    • Trainees to experience industry grade anechoic chamber while testing and calibrating the antennas
    The program brings extensive hands-on sessions, practical industrial projects, case studies and periodic assessments.

    FUNDAMENTALS OF ELECTROMAGNETICS:
    • Basic laws of Electromagnetics, Laplace and poisson equation, Electromagnetic Circuits concepts, Maxwell’s equation, Wave equation, retarded potential
    • Transmission lines and waveguides
    • Antenna fundamentals
    • Getting started with antenna design - Dipole, microstrip patch, horn antenna and more
    • Advance antenna design - Industry requirement-based design scenario, design flow and industry analysis flow
    • Numerical techniques, FEM, MOM, FDTD

    ANTENNA MODELING AND DESIGN USING HFSS:
    • Getting started with HFSS
    • Antenna Design & Simulation (Design and Analysis of dipole, microstrip, patch, horn antenna)
    • Advance antenna design – Guidelines, Design case studies
    • Microwave component design
    • Antenna placement study
    • RCS calculation
    • Circuit simulation
    • EMI analysis of RF components

    ANTENNA PROTOTYPING/FABRICATION AND TESTING:
    • Exposure to antenna prototyping/Fabrication
    • Fabricating /prototyping antennas under supervision of experts
    • Antenna characterization/testing and calibration using high performance test and measurement setup (i.e. Vector Network Analyzer)
    • Antenna testing in industry grade anechoic chamber facility under supervision of experienced resources from R & D and Aerospace domain

    Project:
    • Antenna Design – Concept building, Spec Analysis and Design
    • Antenna Design – Design simulation and optimization using ANSYS HFSS
    • Antenna Design - Fabrication and measurement using Vector Network Analyzer and Anechoic chamber facility

    Career Opportunities

    Upon successful completion of probationary training, qualified probationary trainees shall be offered employment at Entuple and its customer (i.e. Defense/Aerospace and Corporate sector).

    Accommodation & Logistics

    All accommodation & logistics to be taken care by candidates on their own.

    Start Your Career in ASIC Digital Design & Verification

    Why Digital Design & Verification?

    • Niche skills segment with just over 25,000 engineers across India
    • Availability of lucrative, high paying jobs with broad opportunities
    • Challenging assignments for engineers with passion for electronics

    Eligibility Criteria:

    • Final Year Students & Graduates from
      1. B.E/B.Tech from ECE/EEE branches
      2. M.E/M.Tech in VLSI Stream
      3. B.Sc/M.Sc in Electronics & Communications Engineering
    • Grade: 60% / CGPA 7.0 & above

    Why Us?

    • Start your career as Probationary Engineer
    • Coaching from Industry experts
    • Industry Standard EDA Tools & Methodologies
    • Strong Industry connects
    • PAN India presence
    • Enabling all round growth

    Program starts from

    December, 2018

    Limited seats on First Come First Serve Basis

    Registration

    Candidate need to sign up for online screening test through registration process.

    Selection Criteria

    Candidate selection is subject to qualification in all India level Screening Test (Includes Online Test & Interview).

    Topics of evaluation:
    • Engineering Mathematics
    • Basics of Electronics and Electrical Engineering
    • Digital Electronics
    • C Programming

    Course Fee

    • The fee towards training during probationary training is Rs.1,00,300 (Inclusive of GST 18%)
    • Probationary trainees are eligible for flexi payment of probationary training fee
      1. 50% on enrollment
      2. 25% on reporting
      3. Final 25% within 30 days from the reporting date
    • Rs. 10,000 early bird discount for candidates enrolling for the program on or before 30th Nov 2018
    • Training fee is non-refundable

    Probationary Program Duration & Venue

    • Program Duration: 8 months
    • Program Starts from: December, 2018
    • Venue: Bangalore

    Probationary Training Details - ASIC Digital Design & Verification

    This training reinforces Digital Electronics and Digital Design concepts. It addresses Scripting for Verification, HDL based Verification with Verilog HDL, Verification using SystemVerilog and Unified Verification Methodology (UVM), Gate Level Simulation(GLS) and Protocol Verification with extensive hands-on sessions. The trainees will be put through practical industrial project, case studies and periodic assessments.

    DIGITAL DESIGN BASICS AND VERILOG
    • Digital Fundamentals, ASIC Flow, EDA Tools
    • Linux Environment, vi editor
    • Verilog for Design(RTL) and Verification(Test Bench)

    SYSTEM VERILOG
    • System Verilog constructs – Classes, Interfaces etc.
    • System Verilog for Verification
    • System Verilog Test bench for a Design Block

    UNIVERSAL VERIFICATION METHODOLOGY (UVM)
    • Verification Methodologies
    • Driver, Sequence, Sequencer, Monitor, Scoreboard
    • TLM, Agent, Env and Test

    PROTOCOL UNDERSTANDING-BUS, LAYERED
    PROJECT – SYSTEM VERILOG UVM
    VERSION CONTROL SYSTEM (CVS/SVN)
    What the engineers learn in Digital Design Track?
    • The engineers enter as Interns
    • They will be trained in Verilog, System Verilog, and UVM
    • Mentored for Verification Project execution
    • Acquire Protocol Knowledge – Bus/Layered
    • Learn Test bench automation – scripting
    • Exposed to Configuration Management system
    • Learn to carryout Block Verification Independently
    • Acquire work experience in real-time projects/Verification IP development

    Internship & Placement Assurance

    Upon successful completion of training, qualified probationary trainees shall be offered Employment at Entuple Technologies/Sarvakarma Solutions/Goldenlight VLSI Pvt Ltd/ & their customers.

    Accommodation & Logistics

    All accommodation & logistics to be taken care by candidates on their own.

    Start Your Career in ASIC Physical Design & Verification

    Why Physical Design & Verification?

    • Niche skills segment with just over 25,000 engineers across India
    • Availability of lucrative, high paying jobs with broad opportunities
    • Challenging assignments for engineers with passion for electronics

    Eligibility Criteria:

    • Final Year Students & Graduates from
      1. B.E/B.Tech from ECE/EEE branches
      2. M.E/M.Tech in VLSI Stream
      3. B.Sc/M.Sc in Electronics & Communications Engineering
    • Grade: 60% / CGPA 7.0 & above

    Why Us?

    • Start your career as Probationary Engineer
    • Coaching from Industry experts
    • Industry Standard EDA Tools & Methodologies
    • Strong Industry connects
    • PAN India presence
    • Enabling all round growth

    Program starts from

    December, 2018

    Limited seats on First Come First Serve Basis

    Registration

    Candidate need to sign up for online screening test through registration process.

    Selection Criteria

    Candidate selection is subject to qualification in all India level Screening Test (Includes Online Test & Interview).

    Topics of evaluation:
    • Engineering Mathematics
    • Basics of Electronics and Electrical Engineering
    • Digital Electronics
    • C Programming

    Course Fee

    • The fee towards training during probationary training is Rs.1,18,000 (Inclusive of GST 18%)
    • Probationary trainees are eligible for flexi payment of probationary training fee
      1. 50% on enrollment
      2. 25% on reporting
      3. Final 25% within 30 days from the reporting date
    • Rs.10,000 early bird discount for candidates enrolling for the program on or before 30th November 2018.
    • Training fee is non-refundable.

    Probationary Program Duration & Venue

    • Program Duration: 6 months
    • Program Starts from: December, 2018
    • Venue: Bangalore

    Probationary Training Details - ASIC Physical Design & Verification

    This training consists reinforcement of Digital fundamentals and RTL Design concepts, Immersive assignments on Scripting Extensive Hands-on sessions Physical Design and Verification, Practical Industrial Project, Case studies and Periodic assessments.

    DESIGN BASICS AND LINUX, SCRIPTING
    • VLSI Industry Overview
    • VLSI Basics and Flow
    • CMOS IC Design concepts
    • DSM Technology (CMOS, FinFET)
    • Linux and Scripting

    RTL DESIGN AND SYNTHESIS
    • RTL Design using Verilog HDL
    • RTL Synthesis – synthesis flow, constraints
    • Basics of Static Timing Analysis
    • Pre-Layout Static Timing Analysis

    PHYSICAL DESIGN IMPLEMENTATION
    • Physical Design and Verification flow
    • Floorplan
    • Place & Route
    • Clock Tree Synthesis
    • Post Layout Static Timing Analysis
    • Physical Verification – DRC, LVS, ERC
    • Sign-off checks and Tape out

    PROJECT – PHYSICAL DESIGN AND VERIFICATION BLOCK IMPLEMENTATION
    Trainee engineers will be subjected to 8-week project work that tests their overall skill on
    • Digital Fundamentals
    • RTL Design
    • Scripting
    • Logic Synthesis
    • Floor Plan
    • Place and route
    • CTS
    • STA
    • Physical Verification
    • Sign-off checklist

    Internship & Placement Assurance

    Trainee engineers from final year UG/PG also receive industrial training/internship certificate.

    Trainees will earn project completion certificate for the work they complete during the probationary period. The same can be submitted towards final year project dissertation as per academic norms.

    Upon successful completion of training, qualified probationary trainees shall be offered Employment at Entuple Technologies/Sarvakarma Solutions/Goldenlight VLSI Pvt Ltd/ & their customers.

    Accommodation & Logistics

    All accommodation & logistics to be taken care by candidates on their own.

    For more details, feel free to contact:

    +91 80 61222600 | Ext: 606 | +91 9108987304 |  probationaryhiring@entuple.com

    ASIC DIGITAL DESIGN & VERIFICATION

    Probationary Training Details

    This training reinforces Digital Electronics and Digital Design concepts. It addresses Scripting for Verification, HDL based Verification with Verilog HDL, Verification using SystemVerilog and Unified Verification Methodology (UVM), Gate Level Simulation(GLS) and Protocol Verification with extensive hands-on sessions. The trainees will be put through practical industrial project, case studies and periodic assessments.

    Program Duration

    June 2018 to January 2019

    Program Location

    Bangalore

    ASIC PHYSICAL DESIGN & VERIFICATION

    Probationary Training Details

    This training consists reinforcement of Digital fundamentals and RTL Design concepts, Immersive assignments on Scripting Extensive Hands-on sessions Physical Design and Verification, Practical Industrial Project, Case studies and Periodic assessments

    Program Duration

    June 2018 to November 2018

    Program Location

    Bangalore

    An Initiative By
    completedProbationary